


# Metal oxide Semiconductor Field Effect Transistor (MOSFET)

- Diode is Two Terminal device
- Three Terminal device such as BJT are more useful than two terminal device
- Three Terminal devices are used in multitude of applications ranging from signal amplifier to digital logic and memory.
- idea is use voltage between 2 Terminal to control current in third terminal, so it can be as controlled source

## Application of MOSFET + its properties over BJT

- Design of ICs, so entire circuits is single chip
  - occupies small volume, size ( $\rightarrow 4 \times 10^{12}$  TTX/chip)
  - Their operation require little power
- idea  $\Rightarrow$  start by Julius E. liliemfeld in 1925  
 $\Rightarrow$  appear by William Shockely in 1952  
 $\Rightarrow$  Bell lab produce 1<sup>st</sup> transistor at 1960

- very large scale integrated (VLSI) digital circuit such as microprocessor, memory are use MOSFET
- analog circuit such as amplifiers + filter can be implemented by MOS Technology




Terminals are  
 gate (G)  
 Drain (D)  
 Source (S)

Typical values  
 L channel length [0.03 μm → 1 μm]  
 w width [0.05 μm → 100 μm]  
 tox SiO<sub>2</sub> thickness [1 nm → 10 nm]


MOSFET is called also insulated-gate FET (IGFET)  
 where  $I_G \approx 10^{-15}$  A which is very small.

S (D) n<sup>+</sup> μ<sub>n</sub> hole p<sup>+</sup> n<sup>+</sup> n<sup>+</sup> gate (V<sub>GS</sub>) p<sub>sub</sub> n<sup>+</sup>

(a) when  $V_{GS} = 0$



So No current <sub>Flow</sub> from drain to source.




when  $V_{GS} \uparrow$ , There is very high resistance between drain & source  $R_{DS} \approx 10^{12} \Omega$ .

(b) when  $V_{GS} = +ve$

as  $V_G$  is +ve

- hole under SiO<sub>2</sub> layer will repel to down so channel is free from holes so called (depletion layer)



bound -ve charge → depletion region  
 p-substrate has holes → holes → depletion region

(2) +ve on gate attracts n<sup>+</sup> from D, S


Threshold voltage

channel net<sup>-</sup> circ will  $V_{GS} \text{ rise}$   
 $V_{th}$  [0.1 → 0.3 V] for NMOS


If an voltage applied between D, S, so current will flow

In Fact

gate metal + n-channel + SiO<sub>2</sub> construct capacitor or parallel plate capacitor.




دو آراء کے درمیان سے صحیح بات کو منتخب کرنے کے لیے -ve +ve



Field Effect Transistor (FET)

#  $V_{GS}$  must be  $> V_t$  To construct channel  
 so any voltage of  $V_{GS}$  above  $V_t$  called overdrive voltage  
 $V_{ov} = V_{GS} - V_t$

Electron charge in channel



$$|Q| = C_{ox} (WL) V_{ov}$$

where  
 $\boxed{\because Q = CV}$

$C_{ox} \Rightarrow$  oxide capacitance / unit area ( $F/m^2$ )

$W \Rightarrow$  channel width

$L \Rightarrow$  channel length

$$\text{since } C = \frac{\epsilon A}{d} \quad \therefore C_{ox} = \frac{C}{A} = \frac{\epsilon_{ox}}{t_{ox}}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$$

$\epsilon_{ox} \Rightarrow$  silicon dielectric constant  $\approx 3.9 \epsilon_0$   
 $= 3.45 \times 10^{-11} \text{ F/m}$

$t_{ox} \Rightarrow$  SiO<sub>2</sub> (silicon oxide thickness)

when  $t_{ox} = 9 \text{ nm} \quad \therefore C_{ox} = \frac{3.45 \times 10^{-11}}{9 \times 10^{-9}} = 8.6 \times 10^{-3} \text{ F/m}$

$\frac{3/10}{10^9}$

$\frac{W}{L} \Rightarrow$  aspect ratio


when  $L = 0.18 \mu\text{m}$   
 $W = 0.72 \mu\text{m}$

$$C = C_{ox} WL = 2.6 \times 10^{-3} \times 0.72 \times 10^{-6} \times 0.18 \times 10^{-6}$$

$$= 1.1 \times 10^{-15} \text{ F} = 1.1 \text{ fF}$$

(c) applying a small  $V_{DS}$

as  $V_{DS}$  is +ve & small  
 $V_{DS}$  cause electron to  
 move through channel  
 from source to drain.  
 so current from drain  
 to source appear ( $I_{DS}$ )



channel length  $L$  is equal to  $V_{DS}$  across channel

voltage between gate & different points on channel is equal to  $V_{ov}$

$$\therefore \frac{\text{charge}}{\text{unit channel length}} = \frac{|Q|}{L} = \frac{C_{ox} W L V_{ov}}{L}$$

$$= C_{ox} W V_{ov}$$

In fact  $V_{DS}$  cause an electric field across the channel  $|E| = \frac{V_{DS}}{L}$

This field ( $E$ ) cause electron in channel moves with drift velocity  $v_d$

$$\text{Electron drift velocity } v_d = \mu_n |E|$$

$$= \mu_n \frac{V_{DS}}{L}$$

$\mu_n \Rightarrow$  electron mobility at channel surface

$$r_D = \frac{\text{charge}}{\text{unit length}} * \sqrt{d} \quad \left( \frac{C}{m} \cdot \frac{m}{s} = \frac{C}{s} = A \right)$$

$$= \frac{C_{ox} W L V_{ov}}{L} * \mu_n \frac{V_{DS}}{L}$$

$$= \left[ \mu_n C_{ox} \left( \frac{W}{L} \right) V_{ov} \right] V_{DS} = \left[ \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T) \right] V_{DS}$$

Trans conductance between drain & source

$$g_{DS} = \frac{\partial I_D}{\partial V_{DS}} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)$$

$$= \mu_n C_{ox} \frac{W}{L} V_{ov}$$

conductance  $g_{DS} \propto$

- 1)  $\mu_n C_{ox}$
- 2)  $\frac{W}{L}$
- 3)  $(V_{GS} - V_T)$

1)  $\mu_n C_{ox} \Rightarrow$  determined by process (Technology of fabrication)

$$K_n = \mu_n C_{ox} \quad \left[ \frac{m^2}{V \cdot s} \cdot \frac{F}{m^2} = \frac{F}{V \cdot s} = \frac{C/V}{V \cdot s} = \frac{A}{V^2} \right]$$

$$\therefore r_D = K_n \left( \frac{W}{L} \right) (V_{GS} - V_T) V_{DS}$$

$$= K_n (V_{GS} - V_T) V_{DS}$$

2)  $\frac{W}{L} \Rightarrow$  aspect ratio [ can be design by designer based on required

$\frac{W}{L}$  Linked to  $\leftarrow$  Trans conductance current capability Together with multiplicity

as  $\frac{W}{L} \uparrow$  as current gain  $\uparrow$  for given  $V_{GS}$   
 examples for op-amp need higher gain in input stage  
 so  $\frac{W}{L}$  high is useful

2) in current mirror higher  $L$  is useful for matching of mirror current  
 In fact larger transistor (due to increase of  $L$ ) ensure better matching due to minimization of edge effect

minimum  $\frac{W}{L}$  is 2.5 for NMOS &  $> 2.5$  for PMOS

length  $L_{min}$  is the minimum length of the transistor

1996 - 1998	$\Rightarrow$	$L_{min} = 250 \text{ nm}$
2000 - 2002	$\Rightarrow$	$L_{min} = 130 \text{ nm}$
2003 - 2005	$\Rightarrow$	$L_{min} = 90 \text{ nm}$
2014	$\Rightarrow$	$L_{min} = 32 \text{ nm}$
2016	$\Rightarrow$	$L_{min} = 6.5 \text{ nm}$
2019	$\Rightarrow$	$L_{min} = 5 \text{ nm}$

$T_{ox} \downarrow$

$T_{ox} = 2-2 \text{ nm}$

as  $L \downarrow$  as # of chips per wafer  $\uparrow$  [ # of transistor per chip double every 2-3 year  
 gate oxide leakage, reverse-bias injection

$$K_n = \mu_n C_{ox} \frac{W}{L} = \bar{K}_n \frac{W}{L} \left( \frac{A}{r_2} \right)$$

Factor-3

③  $(V_{GS} - V_T)$  or  $V_{OV}$

$V_{OV}$  is very important parameter and used in design of what need?


$$r_{ds} = \frac{1}{g_{ds}} = \frac{1}{\mu_n C_{ox} \frac{W}{L} V_{OV}} = \frac{1}{\bar{K}_n \frac{W}{L} V_{OV}}$$

$$r_{ds} = \frac{1}{\bar{K}_n V_{OV}} = \frac{1}{\bar{K}_n (V_{GS} - V_T)}$$

$$\text{slope} \approx \frac{1}{r_{ds}}$$

$$\text{or slope} \equiv g_{ds} = \bar{K}_n V_{OV}$$

as  $V_{OV} \downarrow$  as slope  $\downarrow$  as  $g_{ds} \downarrow$  as  $r_{ds} \uparrow$



In This case  $r_{D0} = r_{S_{source}}$  where  $r_G = 0$

④ For 0-18nm Fabrication Technology,  $t_{ox} = 4 \text{ nm}$   
 $\mu_n = 450 \frac{\text{cm}^2}{\text{V} \cdot \text{s}}$ ,  $V_T = 0.5 \text{ V}$

(a) Find  $\bar{K}_n$  (b) when use  $L_{min}$ , find  $W$  To have  $r_{ds} = 1 \text{ k}\Omega$  at  $V_{GS} = 1 \text{ V}$

Given  $\epsilon_{ox} = 3.9 \epsilon_0$

$$\begin{aligned} \text{(a) } \bar{K}_n &= \mu_n C_{ox} = \mu_n \frac{\epsilon_{ox}}{t_{ox}} = 450 \frac{\text{cm}^2}{\text{V} \cdot \text{s}} * \frac{3.9 * 8.85 * 10^{-12} \frac{\text{F}}{\text{m}}}{4 * 10^{-9} \text{ m}} \\ &= 450 * 10^{-9} \frac{\text{m}^2}{\text{V} \cdot \text{s}} * \frac{3.9 * 8.85 * 10^{-12} \frac{\text{F}}{\text{m}}}{4 * 10^{-9} \text{ m}} \\ &= 388.47 \text{ MA/V}^2 \end{aligned}$$


$$\therefore r_{ds} = \frac{1}{\bar{K}_n \frac{W}{L} (V_{GS} - V_T)}$$

$$\therefore \frac{W}{L} = \frac{1}{\bar{K}_n r_{ds} (V_{GS} - V_T)}$$

5/1  
L2S2

# MOSFET Region

channel  
 channel area  
 $V_{GS}$  is the gate voltage  
 $V_{DS}$  is the drain voltage  
 channel length  $L$   
 channel width  $W$



$$I_D = K_n \frac{W}{L} (V_{ov} V_{DS} - \frac{V_{DS}^2}{2})$$

$$I_D = K_n \frac{W}{L} \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Triode region

operation for  $V_{DS} \geq V_{ov}$  (saturation)

channel area  $\propto \frac{V_{ov} + 0}{2}$   
 $\propto \frac{V_{ov}}{2}$


$$I_D \propto K_n \frac{W}{L} V_{DS} \times \frac{V_{ov}}{2}$$

Since at drain  $V_{DS} = V_{ov}$

$$I_D = K_n \frac{W}{L} \frac{V_{ov}^2}{2}$$

$$= \frac{1}{2} K_n \frac{W}{L} V_{ov}^2$$

$$I_D = \frac{1}{2} K_n \frac{W}{L} (V_{GS} - V_T)^2$$



Triode

Sat

$$V_{DS} < V_{GS} - V_T$$

$$V_{DS} \geq V_{GS} - V_T$$

$$I_D = K_n \frac{W}{L} \left[ (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$= K_n \frac{W}{L} \left[ V_{ov} V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_D = \frac{1}{2} K_n \frac{W}{L} (V_{GS} - V_T)^2$$

$$= \frac{1}{2} K_n \frac{W}{L} V_{ov}^2$$

(EX) Consider a process Technology for  $L_{min} = 0.4 \mu m$   
 $t_{ox} = 8. nm$   
 $\mu_n = 450 \text{ cm}^2/V \cdot s$   
 $V_t = 0.7 V$

(a) Find  $C_{ox}$ ,  $K_n$

(b) For  $\frac{W}{L} = \frac{8 \mu m}{0.8 \mu m}$ , Calculate  $V_{ov}$ ,  $V_{DS}$ ,  $V_{DSmin}$   
 need to operate in Sat region,  $I_D = 100 \mu A$

(c) Find  $V_{ov}$ ,  $V_{DS}$  require to cause  $r_{DS} = 1000 \Omega$  when  $V_{DS}$  is small

(a)

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.9 \epsilon_0}{t_{ox}} = \frac{3.9 \times 8.854 \times 10^{-12} \text{ F/m}}{8 \times 10^{-9} \text{ m}} = 4.32 \times 10^{-3} \text{ F/m}^2$$

$$K_n = \mu_n C_{ox} = 450 \frac{\text{cm}^2}{V \cdot s} \times 4.32 \times 10^{-3} \frac{\text{F}}{\text{m}^2}$$

$$= 450 \times 10^{-4} \frac{\text{m}^2}{V \cdot s} \times 4.32 \times 10^{-3} \frac{\text{F}}{\text{m}^2}$$

$$= 1944 \frac{\text{A}}{V^2} \times 10^{-7}$$

$$= 194.4 \frac{\mu A}{V^2}$$

$\frac{F}{V \cdot s} = \frac{C/V}{s} = \frac{A}{V^2}$

(b) at Sat

$$I_D = \frac{1}{2} K_n \frac{W}{L} V_{ov}^2$$

$$100 \times 10^{-6} = \frac{1}{2} \times 194.4 \times 10^{-6} \times \frac{8}{0.8} V_{ov}^2$$

$$V_{ov} = 0.32 V = V_{DS} - V_t$$

$$\therefore V_{DS} = V_{ov} + V_t = 0.32 + 0.7 = 1.02 V \#$$

In sat region, since  $V_{DS} \geq V_{DS} - V_t$   
 so  $V_{DSmin} = V_{DS} - V_t = V_{ov} = 0.32 V$

(c)

$$r_{DS} = \frac{1}{K_n \frac{W}{L} V_{ov}}$$

$$1000 = \frac{1}{194.4 \times 10^{-6} \times \frac{8}{0.8} V_{ov}}$$


$$V_{ov} = 0.52 = V_{DS} - V_t$$

$$\therefore V_{DS} = V_{ov} + V_t = 0.52 + 0.7 = 1.22 V$$

9/10  
 L2S2









For PMOS



PMOS is Complementary of NMOS

Circuit Symbol




For NMOS

① For Triode region

$v_{DS} < v_{OV}$  or  $v_{DS} < v_{GS} - v_T$   
 or  $v_{GD} > v_T$

$$I_D = K_n \frac{W}{L} \left[ (v_{GS} - v_T) v_{DS} - \frac{v_{DS}^2}{2} \right]$$

$$r_{DS} = \frac{1}{K_n \frac{W}{L} (v_{GS} - v_T)} \equiv \frac{\partial v_{DS}}{\partial I_{DS}} \downarrow v_{DS} \text{ very small}$$



② For Sat region

$v_{DS} \geq v_{OV}$ ,  $v_{DS} \geq v_{GS} - v_T$   
 or  $v_{GD} \leq v_T$

$$I_D = \frac{1}{2} K_n \frac{W}{L} (v_{GS} - v_T)^2$$

$v_{GS} < v_{GS} - v_T$   
 $v_{GS} - v_{GS} < -v_T$   
 $v_D - v_S - v_G + v_S < -v_T$   
 $-v_D + v_G > v_T$   
 $v_{GD} > v_T$

For PMOS

① Triode region

$v_{SD} < |v_{OV}|$ ,  $v_{SD} < (v_{SG} - |v_{tp}|)$   
 or  $v_{DG} > |v_{tp}|$


$$I_D = K_p \frac{W}{L} \left[ (v_{SG} - |v_{tp}|) v_{SD} - \frac{v_{SD}^2}{2} \right]$$

$$r_{DS} = \frac{1}{K_p \frac{W}{L} |v_{OV}|}$$

② For Saturation region

$v_{SD} \geq |v_{OV}|$ ,  $v_{SD} \geq (v_{SG} - |v_{tp}|)$   
 or  $v_{DG} \leq |v_{tp}|$

$$I_D = \frac{1}{2} K_p \frac{W}{L} v_{OV}^2 = \frac{1}{2} K_p \frac{W}{L} (v_{SG} - |v_{tp}|)^2$$



$$\frac{W}{L} = \frac{1}{K_n V_{DS} (V_{GS} - V_T)} = \frac{1}{10^{-6} \times 388.47 \times 1 \times 10^3 (1 - 0.5)}$$

$$\frac{W}{L} = 5.1448$$

when  $L_{min} = 0.18 \mu m$


$$\therefore W = 5.1448 \times 0.18 = 0.926 \mu m$$

### # operation when $V_{DS}$ increased

let  $V_{GS}$  held constant at value greater than  $V_T$   
or let MOSFET operate at constant overdrive value  $V_{OV}$

Effect of increase  $V_{DS}$   
make an effect on  
channel shape


let  $V_{DS}$  appear as voltage drop  
across the length of channel



as  $V_{DS} \uparrow$  as channel be more  
trapped

charge in the trapped channel  
 $\propto$  cross section area

voltage between gate & all points of channel  
decrease from  $V_{GS} = V_T + V_{OV}$  to  $V_{GS} = V_T - V_{DS}$



voltage  
drop  
across  
the channel


average  
 $\frac{1}{2} V_{DS}$

$$\therefore I_D \propto K_n \frac{W}{L} V_{DS}$$

$$\text{area of channel} \propto \frac{V_{OV} + (V_{OV} - V_{DS})}{2}$$

$$\text{or} \propto (V_{OV} - \frac{V_{DS}}{2})$$

$$\therefore I_D = K_n \frac{W}{L} (V_{OV} - \frac{V_{DS}}{2}) V_{DS}$$



7/10  
L252